Abstract

One approach to wafer-scale Integrated circuits uses a laser both to remove and to form connections on fabricated wafers to interconnect working cells and wire around defective ones, thereby incorporating redundancy for improved yield on very large-area circuits. Link structures used heretofore have all required additional process steps not normally included in an MOS fabrication sequence.^1-3

© 1988 Optical Society of America