Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

Architecture and Technology Issues for Optical Interconnects at the Chip Level

Not Accessible

Your library or personal account may give you access

Abstract

Potential optical interconnect solutions to future intra-chip communications bottlenecks are reviewed. The discussion focuses on key performance trade-offs in optical fabric concepts that replace the longest (upper layer) metal interconnects with fixed arbitrarily routed optical links to overcome the overall latency limits.

© 2003 Optical Society of America

PDF Article
More Like This
An Application Specific Interconnect Fabric (ASIF) for free-space global optical intra-chip interconnects

Michael W. Haney, Michael J. McFadden, and Muzammil Iqbal
OThD2 Optics in Computing (IP) 2003

The Transition to Chip-level Optical Interconnects

Michael W. Haney, Daniel K. Sparacin, and Justin Hodiak
OMV2 Optical Fiber Communication Conference (OFC) 2010

High-speed on-chip and inter-chip optical interconnect technology for Tbit/s communication

H. Tsuda, Y. Mizutani, T. Kuroda, and T. Nakahara
WI1 Frontiers in Optics (FiO) 2003

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.